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Three-Port High Step-Up and High Step-Down DC-
DC Converter with Zero Input Current Ripple  
Zahra Saadatizadeh, Ebrahim Babaei, Senior Member, IEEE, and Frede Blaabjerg, Fellow, IEEE, Carlo Cecati, Fellow, IEEE  
  Abstract—In this paper, a non-isolated three-port DC-DC 
converter with high voltage conversion ratio is proposed. In the 
proposed converter, by changing the place of input voltage 
source between each of the three ports, three different single-
input two-output operation modes are achieved. The input 
current ripple of the proposed converter is eliminated at the low 
voltage side for the whole range of duty cycles. The voltage 
conversion ratios of the proposed converter can be increased by 
increasing the turns ratio of second winding of coupled inductors. 
Moreover, the proposed converter has achieved proper output 
voltage regulations for all output ports, simultaneously. The 
proposed converter can be utilized in the renewable energy 
conversion systems such as in photovoltaic and fuel cells. In this 
study, the voltage conversion ratios of the output ports, the 
voltage stress on switches, the average currents of switches and 
inductors and the required condition for cancelling input current 
ripple at low voltage side are calculated theoretically. The 
theoretical results are verified and experimental results for 24 V 
input voltage and 304 V, 240 V output voltages with 400 W power 
are extracted for two different operation modes. 
 
Index Terms— Three-port converter, dc-dc single-input/two-
output converter, high voltage gain, input current ripple 
cancellation, coupled-inductor based converter. 
I. INTRODUCTION 
Nowadays, due to the wide use of different renewable 
energy sources such as photovoltaic (PV), fuel cell (FC), etc. 
and applying them as hybrid renewable energy sources, the 
multi-port DC-DC converters, have obtained more attention 
and play a significant role in interfacing the generated powers 
[1]-[4]. Generally, the applications of renewable energy 
sources can be divided into two main groups: off-grid or grid-
connected systems. Multi-port DC-DC converters have the 
capability of interfacing different DC voltage levels and 
transfer high volume of power to the output loads, where this 
feature is more interesting in the renewable energy systems. 
For instance, in the off-grid solar home systems, multi-output 
converter can supply the different loads of homes with 
different levels of DC voltages [5]-[6]. In the case of grid-
connected renewable energy sources, the different output DC 
voltage levels of multi-output converter are connected to DC-
AC inverters, then the output ports with AC 220 V or 400 V 
with a frequency of 50-60 Hz are achieved and they can be 
delivered to the output loads [7]-[8]. As a result, increasing the 
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voltage gain by using the minimum number of circuit elements 
would be preferred for the DC-DC converters. Utilizing 
coupled inductors in DC converters is an effective approach to 
increase the conversion ratio of the converter with a low 
number of components. In the coupled inductor-based 
converters, by increasing the turns ratio of the secondary 
winding of the coupled inductors, the voltage conversion 
ratios would be increased [9]-[10]. Moreover, the DC-DC 
converters with low or zero input current ripple would be 
preferred for use in the PV or FC and generally renewable 
energy sources [11].  
The interleaved converters have the capability of reducing 
the input current ripple [12]-[13]. However, for example, in 
the interleaved two-phase converters have complicated control 
systems for output voltage regulation. Consequently, in the 
case of multi-port converters, there should be separate 
controllability for each of the ports and the converter should 
provide a constant voltage conversion ratio for the whole 
range of duty cycles to ease the control of the ports at the same 
time. On the other hand, in some cases, by using coupled 
inductors, the input current ripple is decreased or eliminated 
thoroughly [14]-[15]. The main constraint of the converters in 
[14] and [15] is their complicated control abilities. There are 
multiport DC-DC converters with three terminals and simple 
structures presented in [16]-[18]. The presented multiport DC-
DC converters in [16] and [17] have low input current ripples 
in their low voltage sides, but the presented converter in [18] 
has higher input current ripple in its boost operation. In [19]-
[23] single-input, two-output DC-DC converters are presented, 
which have two stepped-up voltages at their output ports. The 
converter in [19] has low input current ripple, but the 
converters in [20]-[23] have high input current ripples. 
However, the disadvantage of the converters in [19] –[22] is 
the low voltage gain which is near to the conventional DC-DC 
boost converter in each output port. The proposed converter in 
[23] is able to achieve higher voltage gains through the 
coupled inductor in its topology. The presented three-port DC-
DC converter in [24] has low voltage gain and the converter 
suffers from pulsating input current. Three-port DC-DC 
converters with a battery as a storage in one port is presented 
in [25]-[29]. In [26]-[28], three-port DC-DC converters based 
on coupled inductors are presented. The conversion ratios of 
these converters are high and can be even more increased by 
increasing the turn ratio of the secondary winding of the 
utilized coupled inductors. In [29], a transformer-based three-
port DC converter is presented. This converter suffers from 
high voltage stress on its semiconductor elements. 
In this paper, a new non-isolated three-port high voltage 
gain DC-DC converter with zero input current ripple at low 
voltage side is proposed. In the proposed converter, by 
changing the place of input voltage source between each of the 
three ports, three different operations with single-input and 
two-output structures are achieved. The proposed converter is 
analyzed. Finally, the analytical results are reconfirmed by 
using experimental results. 
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II. THE PROPOSED CONVERTER 
The power circuit of the proposed converter and its 
equivalent power circuit using a transformer model of the 
coupled inductors are shown in Figs. 1(a) and 1(b), 
respectively. In Fig. 1(a) three-winding coupled inductor 
consists of the inductances 
1pL  as first winding, 1sL  as second 
winding, 
1tL  as third winding, and the mutual inductances 
1psM , 1ptM , 1stM  as the coupling inductances between two 
windings of coupled inductor. By using a transformer model 
of the coupled inductors in Fig. 1(b) it can be seen that the 
first coupled inductor is modeled with the magnetizing 
inductor of 
1mL , which is paralleled with the transformer 1T  
and placed in series with the leakage inductance of 
1kL . The 
first, second and third windings of transformer 
1T  has 1pN , 
1sN  and 1tN  turns, respectively. The turns ratio of the second 
and third windings of transformer 
1T  is considered as 
1 1 1/s s pn N N=  and 1 1 1/t t pn N N= . The capacitors 1C , 2C , 
2C  are assumed to be large enough, so, the voltages across 
them are considered to be constant values as 
1CV V= , 
2CV V= , 2CV , respectively. The input current ripple at low 
voltage side is eliminated for the whole range of duty cycles 
by using third winding of the coupled inductors (the windings 
with turns ratio of 
1tn  and 2tn ) and the capacitors 1C  and 
2C . The voltage gain of first stage is increased by using a 
switch-inductor circuit that includes 1bS , 1aS  and the second 
winding of coupled inductor (the winding with turn ratio of 
1sn ). The voltage gain of second stage is increased by using a 
switch-capacitor-inductor circuit that includes 2aS , 2bS , 2cS  
and the second winding of coupled inductor (the winding with 
turn ratio of 2sn ). Fig. 2 illustrates the theoretical waveforms 
of the proposed converter for duty cycle condition of 
1 2D D . From Fig. 2 it can be seen that the switch 1bS  is 
turned ON when the switch 1aS  is OFF. The switches 2aS  and 
2cS  are turned ON when switch 2bS  is OFF. Based on Fig. 2, 
the proposed converter has three modes during a switching 
period. Note that in the analysis, the index of the parameters 
associated with the first (upper) module (stage) in the 
equations is shown with 1 and the index of the parameters 
associated with the second (lower) module (stage) is shown 
with 2. Also, 1 1Lpi i=  and 2 2Lpi i= . The proposed converter 
has three different operations with single-input, two-output 
ports as explained in the following. The voltages across all 
components for the boost, buck and buck-and-boost operations 
are the same.  
 
A. Boost operation 
In this operation, the low voltage V  is utilized as the input 
voltage source. The higher voltages 1HV  and 2HV  is selected as 
output loads of 1HR  and 2HR . The equivalent power circuits 
of this operation during a switching period is shown in Fig. 3 
for 1 2D D . In the boost operation, the switches of 
MOSFETs 1aS , 2aS  and the internal diodes of MOSFETs 1bS , 
2bS , 2cS  ( 1bD , 2bD , 2cD ) are active.  
B. Buck operation 
In this operation, the voltage 
1HV  is considered as input 
voltage source and the voltages of 
2HV  and V  are considered 
as output ports with output resistor loads of 
2HR  and R , 
respectively. The equivalent power circuits of this operation 
during a swathing period is shown in Fig. 4 for 
1 2D D .  
C. Buck-and-Boost operation 
In the third operation, the voltage 
2HV  is considered as 
input voltage source and the voltages of V  and 1HV  are 
considered as output ports with output resistor loads of R  and 
1HR , respectively. The equivalent power circuits of this 
operation during a switching period is shown in Fig. 5 for 
1 2D D .  
The illustrations of the second modes for all operations of 
the proposed converter when 
2 1D D  is shown in Fig. 6. 
Note that the equivalent circuits for the first and third modes 
in 
2 1D D  are same as the ones for 1 2D D  in all three 
boost, buck and buck-and-boost operations of the converter. 
Also, it is considered that 































































































































































Fig. 1. Proposed three-port converter and its equivalent power circuit; (a) 
converter topology; (b) equivalent power circuit. 
III. ANALYSIS OF THE PROPOSED CONVERTER  
A. Analysis of First Stage circuit  
In this part, the analysis of proposed converter during a 
switching period at the both first and second stages of the 
proposed converter in Fig. 1(b) is given. For simplifying the 
equations, the required conditions of achieving zero input 
current ripple at the low voltage side ( )i  ( 2 1 1t tn n= = ), 
which are explained in details in sub-section D.  
Time Interval of 10 st DT  : During this time interval, the 
switch, 1aS  is conducting, while the switch 1bS  is OFF. This 
state is shown in Figs. 3(a), 3(b). Therefore, based on 1 1tn = , 
the voltage 1Lmv  is equal to V . As a result, the inductor 
current can be as follows: 
01 1 0 1
( / )( )Lm m Lm t ti V L t t i == − +                                           (1) 
Authorized licensed use limited to: Aalborg Universitetsbibliotek. Downloaded on July 21,2020 at 12:51:23 UTC from IEEE Xplore.  Restrictions apply. 
0885-8993 (c) 2020 IEEE. Personal use is permitted, but republication/redistribution requires IEEE permission. See http://www.ieee.org/publications_standards/publications/rights/index.html for more information.
This article has been accepted for publication in a future issue of this journal, but has not been fully edited. Content may change prior to final publication. Citation information: DOI 10.1109/TPEL.2020.3007959, IEEE












1 1( ) / (1 )H sV V n− +
1Lmi
2 sD T 2(1 ) sD T−
t
1 1 1/ (1 )H sV n D+
2SaV
t









1(1 ) sD T−














1 sD T 1(1 ) sD T−










1 1[ / (1 )]h sI n− +
1Sbi
t
1 1[ / (1 )]sI n− +
2Sbi
t
2 2[ / (1 )]sI n− +







1 1 1 1(1 ) / (1 )H s sV n n D+ +





Fig. 2. Theoretical waveforms of the proposed converter during a switching 
period .for 1 2D D .  
The relation between the windings’ currents of first 
transformer 1T  can be written as 1 1 1 1Tt Tp Lmi i i I= − = − . The 
current of 1Sai  is calculated as 1 1Sa Lmi i= . The current of 
capacitor 1C  is calculated as 1 1 1 1C Tt Lmi i I i= − = − . 
Based on Fig. 1(b), the average current of 1Sai  during a 
switching period in steady state is equal to 1 1 1Sa HI I I= + .  
Time Interval of 1 s sDT t T  : During this time interval, the 
switch, 1aS  is turned OFF, while the switch 1bS  is ON.  
This state is indicated in Fig. 3(c) and 6(a). Therefore, the 
voltage 1Lmv  is calculated as 1 1( ) / (1 )H sV V n− + . Then, the 
inductor’s current can be written as follows: 
11 1 1 0 1 1
[( ) / (1 )]( ) /
sLm H s m Lm t D T
i V V n t t L i == − + − +               (2) 
Based on Fig. 1(b), the average current of 1Sbi  during a 
switching period in the steady state is equal to 1 1Sb HI I= . The 
current 1Sbi  is calculated as 1 1 1/ (1 )Sb Lm si i n= − + . Moreover, the 
current of capacitor 
1C  is calculated as 
1 1 1 1 1 1 1/ (1 )C Tt Lp Sb Lm si i i i I i n= − = + = − + . 
Steady State Analysis of First Stage  
In steady state, the voltage balance law for the inductor 
1mL  
can be written as follows: 
1 1 1 1 1(1 )( ) / (1 ) 0Lm H sv DV D V V n= + − − + =               (3) 
By simplifying the above equation, the first voltage 
conversion ratio of 
1 1 /HG V V=  is obtained as follows: 
1 1 1 1 1/ (1 ) / (1 )H sG V V n D D= = + −                           (4) 
The voltage stress on switch 
1bS  during 10 st DT   and 
switch 
1aS  during 1 s sDT t T   are calculated as follows:  
1 1 1 1 1 1 1(1 ) / (1 )Sb s H H s sV n V V V n n D= + = + +                    (5) 
1 1 1 1 1 1/ (1 ) / (1 )Sa Lm H sV V v V D V n D= − = − = +                     (6) 
At the steady state, the current balance law for the capacitor 
1C  can be written as follows: 
1 1 1 1 1 1 1 1( ) (1 )[ / (1 )] 0C Lm Lm Si D I i D I i n= − + − − + =         (7) 
By simplifying the above equation, the average inductor 
current of 
1Lmi  can be obtained as follows: 
1 1 1 1(1 )( ) / (1 )Lm s HI n I D= + − −                                         (8) 
The relationship for the average currents of the first 
transformer 
1T  at steady state considering Fig. 1(a) can be 
written as 1 1 1 1 0Tt Tp s TsI I n I+ + = . Based on Fig. 1(b), at steady 
state, it can be written that 1 1 1Tp LmI I I= − , 1 1Ts HI I= − , 
1 1 0Tt CI I= − = . As a result, it can be written that 
1 1 1 1s H LmI n I I= + . Consequently, according to (8), the average 
current of 
1I  would be obtained as follows: 
1 1 1 1 1(1 )( ) / (1 )s HI n D I D= + − −                                   (9) 
B. Analysis of Second Stage circuit 
Interval time of 20 st D T  : During this time interval, the 
switches, 2aS  and 2cS  are conducting, while switch 2bS  is 
OFF. This state is shown in Figs. 3(a) and 6(a). Therefore, 
considering 2 1tn = , the voltage 2Lmv  is obtained as V . 
Accordingly, the inductor current can be obtained as: 
02 2 0 2
( / )( )Lm m Lm t ti V L t t i == − +                                            (10) 
Based on Fig. 1(b), the average currents of 2Sai  and 2Sci  in 
steady state are calculated as 2 2SaI I=  and 2 2Sc HI I= , 
respectively. The current of capacitors 2C  and 2C  are 
calculated as 2 2 2 2 2[(1 ) ] /C Hi D I I D= − − +  and 
2 2 2 2/C Sc Hi i I D= = , respectively. 
Interval time of 2 s sD T t T  : During this time interval, 
the switches, 2aS  and 2cS  are turned OFF, while switch 2bS  is 
ON. This state is shown in Figs. 3(b) and 3(c). As a result, the 
voltage 2Lmv  is obtained as 2 2( ) / (1 )C sV V n− + . Therefore, it 
can be written that: 
22 2 2 0 2 2
[( ) / (1 )]( ) /
sLm C s m Lm t D T
i V V n t t L i == − + − +    (11) 
Based on Fig. 1(b), the average current of 2Sbi  during a 
switching period at steady state would be 2 2Sb HI I= . The 
currents of the second transformer is written as 
2 2 2 2 2( )Tt Lp Lm s Sbi i i n i= − − + . The current of switch 2Sbi  is 
calculated as 2 2 2/ (1 )Sb Lm si i n= − + . The current of capacitors 
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2C  and 2C  are calculated as 2 2 2 2/ (1 )C Lm si I i n= − +  and 
2 2 2 2/ (1 )C Lm si I i n= − + , respectively.  
Steady State Analysis of Second Stage 
At steady state, the voltage balance law for the inductor 
2mL  
can be written as follows:  
2 2 2 2 2(1 )( ) / (1 ) 0Lm C sv D V D V V n= + − − + =               (12) 
By simplifying the above equation the voltage 
2CV  is obtained 
as follows:  
2 2 2 2(1 ) / (1 )C sV n D V D= + −                                    (13) 
The time interval of 
20 st D T   is included in Figs. 3(a) and 
6(a). As a result, it can be written that 
2 2 2H C sV V n V= + . 
Consequently, the second voltage conversion ratio of 
2 2 /HG V V=  is obtained as follows: 
2 2 2 2/ (1 ) / (1 )H sG V V n D= = + −                       (14) 
The voltage stress on switch 
2bS  during 20 st D T   and 
switches 
2aS  and 2cS  
during time interval 
2 s sD T t T   will 
be as follows:  
2 2 2 2Sb s C HV n V V V= + =                                                         (15) 
2 2 2 2 2/ (1 ) / (1 )Sa Lm H sV V v V D V n= − = − = +                       (16) 
2 2Sc HV V=                                                                            (17) 
The current balance law for the capacitor 
2C  is written as 
follows: 
2 2 2 2 2 2 2( / ) (1 ) / (1 ) 0C H Lm si D I D D I n= + − + =             (18) 
The relationship between the average currents of second 
transformer 2T  at the steady state considering Fig. 1(b) is 
written as 2 2 2 2 0Tt Tp s TsI I n I+ + = . Moreover, in steady state it 
can be written that 2 2 2Tp LmI I I= − , 2 2 0Ts CI I= = , 
2 2 0Tt CI I= − = . As a result, it can be written that 2 2LmI I= . 
Consequently, the average inductor current of 2Lmi  and the 
average current of low voltage source ( )V  can be obtained as 
follows: 
2 2 2 2 2(1 )( ) / (1 )Lm s HI I n I D= = + − −                                (19) 
All the equations in (1)-(19) are the same for boost, buck and 
buck-and-boost operations of the proposed converter  
 
C. Output Currents’ Calculations  
C.1. Boost Operation  
In the boost operation, based on Fig. 3, the output currents 
1RHI  and 2RHI  are equal to 1 1 1 1/RH H H HI I V R= − =  and 
2 2 2 2/RH H H HI I V R= − = , respectively. The output powers 
should be written as 21 1 1/H H HP V R= , 
2
2 2 2/H H HP V R= . The 
total output power ( oTP ) is equal to 1 2oT H HP P P= + . 
C.2. Buck Operation  
In the buck operation, based on Fig. 4, the output currents are 
equal to /RI I V R= − =  and 2 2 2 2/RH H H HI I V R= − = , 
respectively. The output powers would be obtained as 
2 /P V R= , 
2
2 2 2/H H HP V R= . The total output power 
( oTP ) is written as 2oT HP P P= + .  
C.3. Buck-and boost-Operation  
In buck-and-boost operation, considering Fig. 5, the output 
currents RI  and 1RHI  are equal to /RI I V R= − =  and 
1 1 1 1/RH H H HI I V R= − = , respectively. The output powers 
would be obtained as 
2 /P V R= , 
2
1 1 1/H H HP V R= . The 
total output power ( oTP ) is written as 1oT HP P P= + . 
D. Cancelling Input Current Ripple at the low voltage 
side ( )i   
In this part, the required conditions of achieving zero input 
current ripple at the low voltage side ( )i  are obtained during 
a switching period. According to the Fig. 1, the values of 
inductances 
1pL , 1sL , 1tL , 1psM , 1ptM  and 1stM , can be 
replaced based on the used parameters in Fig. 1(b) as follows: 
1 1 1p m kL L L= + ,
2
1 1 1t t mL n L= ,
2
1 1 1s s mL n L= , 1 1 1 1pt tp t mM M n L= = ,
1 1 1 1ps sp s mM M n L= = , 1 1 1 1 1ts st t s mM M n n L= =                           (20) 
In the same way, the second coupled inductor in Fig. 1(a) is 
modelled as Fig. 1(b). The voltages across the windings of the 
first coupled inductor in Fig. 1(a) can be written as follows:  
1 1 1 1 1 1 1( / ) ( / ) ( / )Lp p Lp ps Ls pt Ltv L di dt M di dt M di dt= + +   (21) 
1 1 1 1 1 1 1( / ) ( / ) ( / )Ls ps Lp s Ls st Ltv M di dt L di dt M di dt= + +    (22) 
1 1 1 1 1 1 1( / ) ( / ) ( / )Lt pt Lp st Ls t Ltv M di dt M di dt L di dt= + +    (23) 
D.1. Cancelling Input Current Ripple at first stage 
1( )i   
Time Interval of 
10 st DT  : According to Fig. 1(a), it can 
be seen that 
1 1 0Ts Lsi i= = . As a result, the voltages 1Lpv  and 
1Ltv  are equal to V . Accordingly, considering (20) and (21), 
it is obtained that: 
2
1 1 1 1 1 1/ ( ) / ( )Lp t pt t p ptdi dt V L M L L M= − −                        (24) 
As a result, the required conditions for achieving zero input 
current ripple at first stage is obtained as follows: 
2
1 1 1 1 1 1 1 1t pt t m t m tL M or n L n L or n= = =         (25) 
2
1 1 1 1 0pt p t kM L L or L                                                 (26) 
Time Interval of 
1 s sDT t T  : In this state, based on Fig. 
1(a), 1 1Lp Ltv v= , 1 1 1Lp Lt Lsi i i+ =  and 1 1 1Ls Lp Hv v V V+ = −  are 
verified. Accordingly, it can be obtained that: 
1 1/ ( ) / ( )Lp Hdi dt V V D BD AC= − +                          (27) 
As a result, the required conditions for achieving zero input 
current ripple at first stage, can be obtained as follows: 
1 1 1 1 1( 0) ( 1)t st ps pt tD L M M M or n= + − − = =               (28) 
1 1 1 1 1( 0) ( 0)p ps pt st kC L M M M or L= + − −                (29) 
Interval time of 20 st D T  : Considering Fig. 1(a) and 
2 2 2 2 2( / )Lp Lt Lsi i I D i+ = + , the following equations can be 
obtained: 
2 2 2 2 1 2Lt Ls Ls Lp H Cv v v v V V V+ = + = + −                              (30) 
2 2 2/ ( ) / ( )Lp H Cdi dt V V V D BD AC= + − +                        (31) 
Therefore, the required conditions for achieving zero input 
current ripple, is obtained as follows: 
2 2( 0) ( 1) ( 0) ( 0)t kD or n and C or L= =                  (32) 
D.2. Cancelling Input Current Ripple at second stage 2( )i   
Interval time of 2 s sD T t T  : During this time interval, 
the equation 2 2 2Lp Lt Lsi i i+ =  and the following equations can 
be obtained: 
2 2 2 2 2 2 2Lt Ls Ls Lp C C Cv v v v V V V V+ = + = − = −                   (33) 
2 2/ ( ) / ( )Lp Cdi dt V V D BD AC= − +                                  (34) 
As a result, the required conditions for achieving zero input 
current ripple would be the same as (32). From the 
explanations above, zero input current ripple has been 
achieved for the whole range of duty cycles for all the 
operation modes of the converter. 
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 (a)                                                                                (b)                                                                           (c)    
Fig. 3. Equivalent power circuit of the boost operation during a switching period for 

































































































































































































 (a)                                                                                (b)                                                                           (c)    
Fig. 4. Equivalent power circuits of buck operation during a switching period for 









































































































































































































 (a)                                                                                (b)                                                                           (c)    
Fig. 5. Equivalent power circuit of buck-and-boost operation during a switching period for 


































































































































































































 (a)                                                                                (b)                                                                           (c)    
Fig. 6. Equivalent power circuit of boost, buck, buck-and-boost operations during Mode 2 for 2 1D D ; (a) boost operation; (b) buck operation; (c) buck-and-boost 
operation. 
E. Design Considerations  
In continuous conduction mode (CCM) operation of the 
proposed converter, the average values of the currents 
passing through the inductances 1mL  and 2mL  have to be 
higher than half of their current ripples [ ( / 2)]Lm LmI I  . 
Consequently, the following inequalities has to be verified. 
1 1 1 1 1 1( 1) / [2(1 ) ]m s s sL D n D V n I f + +                                   (35) 
2 2 2 2 2( ) / [2( )] ( / 2 )( / )m s sL V D T I D f V I =                        (36) 
On the other hand, in practice, the illustrated circuit in Fig. 
1(a) for the proposed converter is used and the value of the 
inductances of coupled inductors should be specified to 
achieve CCM operation and cancellation of input currents 
ripple. According to (20) and considering 2 1 1t tn n= = , 
1 0kL   and 2 0kL   for achieving ripple free input 
currents and CCM operation, the inductances of coupled 
inductors in Fig. 1(a) based on parameters of 
1kL , 1 1 1, ,s t mn n L , 2 2 2, ,s t mn n L  and 2kL  can be simplified as 
follows: 
2 2
1 1 1 1 1 1 1 1 1 1
1 1 1 1 1 1 1 1 1
/ , ,
,
p m k m S s m t m
pt tp m ps sp st ts s m
L L L L K L n L L L
M M L M M M M n L
= + = = =
= = = = = =
       (37) 
2 2
2 2 2 2 2 2 2 2 2 2
2 2 2 2 2 2 2 2 2
/ , ,
,
p m k m s s m t m
pt tp m ps sp st ts s m
L L L L K L n L L L
M M L M M M M n L
= + = = =
= = = = = =
   (38) 
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where 
1K  and 2K  are coupling coefficients of the coupled 
inductors which are defined as 
1 1 1 1/ ( )m k mK L L L= +  and 
2 2 2 2/ ( )m k mK L L L= + , where in practice 1 20 , 1K K  .  
By considering the hold-up time required for step-load 
response, voltage ripple across each of the output capacitors 
( )CoV  and voltage ripple caused by the Equivalent Series 
Resistance (ESR) of the output capacitors 
1 1 1 1 1o Co Co ESR Co Co CoV V V V r I− =  +  =  +  . As a result, the 
minimum value of capacitors can be calculated as given in 
Table I.  
F. Small Signal analysis and Controlling system for 
Boost Operation of the Proposed Converter  
According to Fig. 3, it is assumed that the inductor currents 
1Lki , 1Lmi , 2Lki  and 2Lmi , capacitor voltages 1Cv , 2Cv , 1CHv , 
2Cv  and 2CHv  are the state variables. The input voltage 
source v  is defined by source vector inu . The output 
voltages are 
1CHv  and 2CHv  which should be regulated. 
Accordingly, the state matrixes as follows: 
0 1 1 2 2sX AX B v B d B d= + + +                                   (39) 
The state matrix A  and matrixes 
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TABLE I MINIMUM ESTIMATED VALUES OF CAPACITORS 
1_ minC  
1 1
1 1 1 1 1
1
( )
( ) ( ) / 0.01
(1 )
s H
s H C C s
n I
D n I V r f
D
 −
− − − 
− 
 
2 _ minC    2 2 2 2 2 2 2 2( ) / 0.01 ( ) / [(1 ) ]s H C C s H sn I V r n I D D f− − − −  
2 _ minC    2 2 2 2 2 2/ 0.01 ( ) / [ (1 )]H C C H sI V r I D D f− − − −  
1 minHC −  









= , 1 min 1_ 1_max ( , )H H ESR H THTC C C− =  






0.01 ( ) /
H
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CH C H s
D I
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− = , 2 min 2 2max ( , )H H ESR H THTC C C− =  
 
As a result, the transfer functions of the output voltages 1CHv  




























= = = −           (43) 
where; 
 1 0 0 0 1 0 0 0 0 0C =                                (44) 
 2 0 0 0 0 0 0 0 0 1C =                               (45) 
Therefore, by adjusting the PI parameters Kp1 and Ki1 of the 
voltage loop controllers, the closed-loop system of the 
proposed converter which is shown in Fig. 7, can achieve a 
better stability performance.  
1 1 1 / 0.00001 0.012 /c p iG K K s s= + = +                         (46) 
2 2 2 / 0.00001 0.016 /c p iG K K s s= + = +                        (47) 
In order to generate the drive signals for Sa1 and Sa2 in Fig. 7 
the PWM technique is used and D1 and D2 are respectively 
compared with the sawtooth wave Vt. When D1 is higher than 
Vt, Sa1 is in on-state. Moreover, Sa2 is in on-state when D2 is 



























Fig .7. Closed loop controller of the output voltages for the proposed 
converter in boost operation. 
 
IV. COMPARISON RESULTS 
For comparing the proposed converter and the conventional 
multi-port converters, the DC characteristics including voltage 
conversion ratio of first output port 1( )portG − , second output 
port 2( )portG − , total voltage gain ( )TG , the total normalized 
maximum voltage stresses on the switches and diodes 
max _ max[ ( ) / ]S D oV V V + , number of switches ( )SN , diodes 
( )DN , inductors ( )IN , capacitors ( )CN , coupled-inductors 
( )CIN  the total components number ( )TN , input current 
ripple ( )ii , the common ground of the ports and size of 
compared converters are summarized in Table II.  
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ii   
Size 
[2] 1/ (1 )D−  1 / D  [1/ (1 )] 1/D D− +  3 3 - 2 4 2 11 Low Yes Medium 
[3-A] 1/ (1 )D−  1/ (1 )D− −  2 / (1 )D−  4 1 3 1 3 - 8 Low 
Yes 
Small 
[3-B] 1/ (1 )D−  2 / (1 )D−  3 / (1 )D−  5/2 1 3 1 3 - 8 Low Small 
[3-C] 1/ (1 )D−  (2 ) / (1 )D D− −  (3 ) / (1 )D D− −  4 / (1 )D−  1 3 1 3 - 8 High Small 
[6] 2 / (1 )N D−  / (1 )D D−  (2 ) / (1 )n D D+ −  2 (2 / )n+  4 3 - 3 2 12 High No Big 
[16] / (1 )D D−  / (1 )D D−  2 / (1 )D D−  3 / D  2 1 3 3 - 9 Low Yes Medium 
[17] 1/ (2 )D  1/ (2 )D  1/ D  6 2 2 1 2 - 7 Low No Medium 
[18] 1/ D  1 / D  2 / D , 0 0.5D   3 3 3 1 3 - 10 High Yes Big 
[19] 
1/ (2 2 )D−  
0.5 1D   


















[23] 1/ (1 )D−  1/ (1 )D−  2 / (1 )D−  4 2 2 - 2 1 7 low No Medium 
Proposed 
converter 
1( 1) / (1 )sn D D+ −  
2( 1) / (1 )sn D+ −  
( 2) / (1 )s sn n D D+ + −
 










To achieve a fair comparison DC-DC single-input, dual-
output converters are selected to compare with the proposed 
converter. Please, note that the proposed converter shares the 
same negative polarity among two ports of 1 and 2 but for one 
of the ports (Port 3) it shares the positive polarity with other 
two ports which means that the polarity of the voltage in Port 
3 is reversed. As a result, depending on the application of the 
proposed converter whether the Port 3 is going to supply an 
inverter there would be no polarity consideration but in the 
case of DC loads the polarity of the third port is reverse from 
other two ports. Considering Table II and turn ratio of coupled 
inductors 4n = , Figs. 8(a)-8(d) are plotted. Fig. 8(a) shows 
the ratio of total voltage gain ( )TG  versus duty cycle, which 
demonstrates that the proposed converter can provide higher 
voltage gain. Fig. 8(b) shows the ratio of total voltage gain 
over the total components number ( / )T TG N  versus duty 
cycle. Based on Fig. 8(b), the proposed converter performs 
better than other compared converters considering the number 
of utilized components. TG  in the SIDO converters is defined 
as 1 2/ /T o i o iG V V V V= + . Fig. 8(c) shows that the ratio of 
/T SG N  in the proposed converter is higher than the 
compared converters. Fig. 8(d) shows the ratio of 
_ max _ max _ max( ) /S D oV V V + , which the proposed converter has 
the medium value comparing to other compared converters.  
In Fig. 9, the power density of the proposed converter 
comparing to other multiport converters is illustrated. From 
Fig. 9(a), the proposed converter is third from the aspect of 
power density and the power extracted from every cm3 unit of 
the converter. Note that to achieve the results of Fig. 9, the 
converters are considered to be operated in the power of 
250W. Also, Fig. 9(b) shows the volume of the compared 
converters considering the contributions of the elements in the 
total size of the converters and neglecting the extra accessories 
and spaces for measurements. From Fig. 9(b), the proposed 
converter has medium size among other compared multiport 
DC converters. Moreover, considering Table II the input 
current ripple is equal to zero in the proposed converter, which 
is not the same for other compared converters.  
V. EXPERIMENTAL RESULTS 
In this part, the theoretical analysis is reconfirmed by using 
experimental results for two operations of the proposed 
converter. The values of used parameters in the experimental 







































































Duty cycle  

























































































Duty cycle  
(c)                                                       (d) 
Fig. 8. The comparison results versus duty cycle (D); (a) total voltage gain; 
(b) total voltage gain over the total component number; (c) total voltage gain 






Fig. 9. The comparison results; (a) the estimated power density per 
3[ / ]W cm , (b) the estimated volume per 2[ ]mm . 
A. Boost operation of the proposed converter  
In the practical prototype of proposed converter for this 
operation, two output loads of 1 370HR =   and 
2 380HR =  , a low input voltage of 24V V=  as source are 
used.  
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The total output power of the boost operation of the 
proposed converter based on Table IV, is equal to 
1 2 401oT H HP P P W= + = . Measured results shown in Figs. 
10 and 11 for this operation of the converter. First and 
second stages can be compared with the values listed in 
Table IV. A comparison shows that the experimental results 
confirm the theoretical results to a great extent. Both two 
output voltages can be controlled simultaneously to an 
acceptable extent as shown in Fig. 12. The output voltages 
regulation under variation of the input voltage, increasing 
suddenly from 24 V to 34 V and dropping to 14 V are 
extracted. 
TABLE III EXPERIMENTAL PARAMETERS 
1 2/ / 24 / 304 / 240H HV V V V V V=  Voltages 
For boost operation: 
1 2/ 250 /151H HP P W W=  
For buck operation: 2/ 250 /150HP P W W=  
Output Powers 
1 0.7D = , 2 0.6D = , 50sf kHz=  Duty cycles/Frequency 
1 220C F= , 2 2 100C C F= =  Capacitors 
For boost operation: 1 2 100H HC C F= =  
For buck operation: 2 100HC C F= =  
For buck and boost operation: 1 100HC C F= =  
Output capacitors  
1 2 150m mL L H= = , 1 2 10k kL L H= =   
1 4Sn = , 2 3Sn = , Type: Toroid TDK PC40-T72 
Inductors 
1 2,a aS S , 1 2 2, ,b b cS S S : IPW60R017C7 
Reverse parallel diodes: DSEI 120 
Switches/Diodes 
1 370HR =  , 2 380HR =   for boost operation 
2.3R =  , 2 380HR =   for buck operation 
Loads 
 




0.05Cr =    
1_ min 149C F= , 2_ min 8.13C F= , 2_ min 24.5C F= , 
1_ min 54HC F= , 2_ min 52.6HC F=  
1mL  and 2mL   1 12.3mL H  , 2 22.85mL H  
First stage’s 
voltages  
1 304HV V= , 1 180 (1 )Sa sV V during D T= −  
1 1400Sb sV V during DT=  
First stage’s 
currents 
( 1I , 1LmI , 1HI− )  
1 10.38I A= , 1 13.66LmI A= , 1 1 1/ 0.82H H HI V R A− = =  
1 1 113.66Sa Lm sI I A during DT= =  
1 1 1 1/ (1 ) 2.73 (1 )Sb Lm s sI I n A during D T= − + = − −  
Output power 
2
1 1 1/ 250H H HP V R W= =  
Second stage’s 
voltages  
2 240HV V= , 2 168CV V= ,
2 2300 (1 )Sc sV V during D T= −
2 260 (1 )Sa sV V during D T= − , 2 2240Sb sV V during D T=  
Second stage’s 
currents 
( 2 2, LmI I , 2HI−
)  
2 2 6.3LmI I A= = , 2 2 2 2/ 0.63o H H HI I V R A= − = =  
2 2 2 2/ 10.5Sa si I D A during D T= =  
2 21.575 (1 )Sb si A during D T= −
2 2 2 2/ 1.05Sc H si I D A during D T= = −  
Output power 
2
2 2 2/ 151H H HP V R W= =  
B. Buck operation of the Proposed converter  
In the practical prototype of proposed converter for this 
operation, two output loads of 2 380HR =   and 
2.3R =   are supplied by using the high input voltage 
source of 
1 304HV V= . In this operation, the voltage stress 
on switches, 
2HV , 2CV , are same as in boost operation. The 
output power is equal to 
2 401oT HP P P W= + = . The 
average value of currents 
2I , output current of 2oI  and the 
average currents of switches in the second stage are 
calculated to be the same as boost operation. Therefore, 
theoretical results that are listed in Table V and 
experimental results are shown in Fig. 13 to verify each 
other. Note that the rest of the values of the theoretical 
analysis, which are not provided in Table V are the same as 
the ones in Table IV.  
 
1 [100 / ]HV V div
 
 
1[5 / ]i A div
 
(a)                                                            (b) 
 
 
1 [100 / ]SaV V div
1[10 / ]Sai A div
 
 
1 [200 / ]SbV V div
1[2.5 / ]Sbi A div
 
(c)                                                            (d) 
Fig. 10. Voltages and currents of first stage for boost operation. 
 
 
2 [100 / ]HV V div
 
 
2 [5 / ]i A div
 
(a)                                                          (b) 
 
2 [50 / ]SaV V div
2 [10 / ]Sai A div
 
 
2 [200 / ]SbV V div
2 [1 / ]Sbi A div
 
(c)                                                         (d) 
 
2 [200 / ]ScV V div
2 [2 / ]Sci A div
 
 
[10 / ]i A div
 
(e)                                                          (f) 
Fig. 11. Voltages and currents of second stage for boost operation.  
Vl=24 V Vl=34 V Vl=14 V
 
Vl=24 V Vl=34 V Vl=14 V
 
(a)                                                            (b) 
Fig. 12. Output voltages regulation and dynamic response under the input 
voltage variation for boost operation; (a) 1HV ; (b) 2HV .  
C. Efficiency of the Proposed converter  
In boost operation, the power loss calculation is done for 
the output power equal to 400oTP W= . where, 
1 250HP W=  and 2 150HP W= . Therefore, the total power 
loss is obtained as 24.8444Loss WP = . In the buck 
operation, the power loss calculation is done for the output 
power equal to 400oTP W= . where, 250P W=  and 
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2 150HP W= . Therefore, the total power loss is obtained as 
39.6058Loss WP = . In buck-and-boost operation, the power 
loss calculation is done for the output power equal to 
400oTP W= . where, 250P W=  and 2 150HP W= . 
Therefore, the total power loss is obtained as 
42.81Loss WP = . As a result, the power loss distribution 
among the different components for three operations is 
shown in Fig. 14. The theoretical calculated and 
experimental efficiency curves of proposed converter 
versus output power are plotted as illustrated in Fig. 15 (a) 
for three operations where, in this figure the output power 
ranges in the boost operation are as 
10 250HP W   and 
20 150HP W  . Moreover, in Fig. 15 (b), the output 
powers ranges for buck operation are as 0 250P W   
and 
20 150HP W  . Furthermore, in Fig. 15 (c), the 
output power ranges for buck-and-boost operation are 
considered as 0 250P W   and 10 150HP W  . The 
experimental prototype of the converter is shown in Fig. 15 
(b).  
 
[10 / ]V V div
 
 
1[10 / ]i A div
 
(a)                                                     (b) 
 
[5 / ]i A div
 
 
1[10 / ]Sai A div
 
(c)                                                   (d) 
 
1[2.5 / ]Sbi A div
 
 
2 [10 / ]Sai A div
 
(e)                                                           (f) 
 
2 [2.5 / ]Sbi A div
 
 
2 [2.5 / ]Sci A div
 
                         (g)                                                     (h) 
Fig. 13. Experimental results for buck operation. 
VI. CONCLUSION 
In this paper, a three-port DC-DC converter with three 
functions and high voltage conversion ratios was proposed. 
The proposed converter can be applied for supplying loads 
such as batteries, automobile headlamps, uninterruptible 
power supplies (UPS), DC motor drives, green houses, etc. 
Also, it can be an interface of inverters to supply ac loads. 
The proposed converter has the merit of achieving the zero-
input current ripple at the low voltage side for the whole 
range of operating duty cycles comparing to the other 
recently single input/two output converters. The ratio of 
total voltage gain over the total component number in the 
proposed converter is higher than the other recently 
presented converters. The zero-input current ripple 
capability makes the proposed converter applicable in 
renewable energy conversion units. In this study, the 
converter is analyzed theoretically for a switching period 
and the analysis are confirmed by the experimental results 
for a prototype with specifications of 24V/304V, 240V and 
400W. 
 
TABLE V CALCULATED THEORETICAL VALUES FOR BUCK OPERATION 
First stage’s 
voltages  
24V V= , 1 180 (1 )Sa sV V during D T= − , 




1I , 1LmI , 1HI− )  
/ 10.43I V R A− = − = , 1 1 1/ 1.31H H HI P V A= = , 
1 21.98LmI A= − , 1 16.59I A= −  
1 1 121.98Sa Lm sI I A during D T= = −  
1 1 1 1/ (1 ) 4.4 (1 )Sb Lm s sI I n A during D T= − + = −  
Output power 


















 Switches DiodesInductorsCapacitors  
(a)                                (b)                               (c) 
Fig. 14 Power loss distribution with for 400oTP W= ; (a) boost operation; 





















50 100 150 200 300 350 400250
 
Fig. 15. Experimental and theoretical efficiency of proposed converter 
versus output power and implemented prototype of the proposed converter; 
(a) efficiency; (b) implemented prototype.  
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